

FIG. 1
(PRIOR ART)




FIG. 2
(PRIOR ART)




FIG. 3
(PRIOR ART)




FIG. 4
(PRIOR ART)




FIG. 5
(PRIOR ART)




FIG. 6
(PRIOR ART)




FIG. 7
(PRIOR ART)




FIG. 8
(PRIOR ART)





FIG. 9A NON-CDS OPERATION TIMING
(PRIOR ART)



**FIG. 9B CDS OPERATION TIMING
(PRIOR ART)**




FIG. 10
(PRIOR ART)




FIG. 11A




FIG. 11B




FIG. 12




FIG. 13A




FIG. 13B




FIG. 14A
(PRIOR ART)




FIG. 14B




FIG. 15A




FIG. 15B

FIG. 15C

MEMORY LOCATION FOR LINE 1		MEMORY LOCATION FOR LINE 2	
t1	t2	t1	t2
Pixel 1	Pixel 2	Pixel 3	Pixel 4
		t3	t3
		Pixel 2	Pixel 3
			t4
			Pixel 4
			t5
			Pixel 5